Part Number Hot Search : 
30KP120A SAA1042V TA7303P 1A60A5 EC803 CY7C1353 XBNXX AN1780
Product Description
Full Text Search
 

To Download EDI8F8512C55B6C Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 White Electronic Designs
512Kx8 STATIC RAM CMOS, MODULE
FEATURES
512Kx8 bit CMOS Static Random Access Memory * Access Times 20 through 100ns * Data Retention Function (EDI8F8512LP) * TTL Compatible Inputs and Outputs * Fully Static, No Clocks High Density Packaging * 36 Pin SIP, No. 63 * 32 Pin DIP, JEDEC Pinout, No. 91 (55-100ns) * 32 Pin DIP, JEDEC Pinout, No. 183 (20-35ns) Single +5V (10%) Supply Operation
*This product is subject to change without notice.
EDI8F8512C
DESCRIPTION
The EDI8F8512C is a 4096K bit CMOS Static RAM based on four 128Kx8 or 256Kx4 (high speed) Static RAMs mounted on a multilayered epoxy laminate (FR4) substrate. Functional equivalence to the monolithic four megabit Static RAM is achieved by utilization of an on-board decoder that interprets the higher order address(es) to select one of the128Kx8 or 256Kx4 Static RAMs. The 32 pin DIP pinout adheres to the JEDEC standard for the four megabit device, to ensure compatibility with future monolithics. A low power version with data retention (EDI8F8512LP) is also available. All inputs and outputs are TTL compatible and operate from a single 5V supply. Fully asynchronous, the EDI8F8512C requires no clocks or refreshing for operation.
FIG. 1 PIN CONFIGURATIONS
NC VCC W# DQ2 DQ3 DQ0 A1 A2 A3 A4 VSS DQ5 A10 A11 A5 A13 A14 NC E# A15 A16 A12 A18 A6 DQ1 VSS A0 A7 A8 A9 DQ7 DQ4 DQ6 A17 VCC G#
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
8F8512C Pin Config.
A18 A16 A14 A12 A7 A6 A5 A4 A3 A2 A1 A0 DQ0 DQ1 DQ2 VSS
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16
8F8512C Pin Config
32 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17
VCC A15 A17 W# A13 A8 A9 A11 G# A10 E# DQ7 DQ6 DQ5 DQ4 DQ3
PIN NAMES
A0-A18 E# W# G# DQ0-DQ7 VCC VSS NC Address Inputs Chip Enable Write Enable Output Enable Common Data Input/Output Power (+5V10%) Ground No Connection
White Electronic Designs Corp. reserves the right to change products or specifications without notice. July 2002 Rev. 13A 1 White Electronic Designs Corporation * (602) 437-1520 * www.wedc.com
White Electronic Designs
FIG. 2 BLOCK DIAGRAMS
EDI8F8512C
A0-16 W# G#
A0-17
128K x 8
W# G#
256K x 4
DQ0-3
128K x 8 DQ0-7
256K x 4
DQ4-7
128K x 8
256K x 4
128K x 8
256K x 4
55-100ns
20-35ns
A17-A18 E#
A18
DECODER
8F8512C Blk Dia
E#
DECODER
8F8512C Blk Dia2
White Electronic Designs Corp. reserves the right to change products or specifications without notice. July 2002 Rev. 13A 2 White Electronic Designs Corporation * (602) 437-1520 * www.wedc.com
White Electronic Designs
ABSOLUTE MAXIMUM RATINGS*
Voltage on any pin relative to VSS Operating Temperature TA (Ambient) Commercial Industrial Storage Temperature Power Dissipation Output Current -0.5V to 7.0V 0C to +70C -40C to +85C -55C to +125C 4 Watt 20 mA Parameter Supply Voltage Supply Voltage Input High Voltage Input Low Voltage Sym VCC VSS VIH VIL Min 4.5 0 2.2 -0.3
EDI8F8512C
RECOMMENDED DC OPERATING CONDITIONS
Typ 5.0 0 - - Max 5.5 0 6.0 0.8 Units V V V V
*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
AC TEST CONDITIONS
Input Pulse Levels Input Rise and Fall Times Input and Output Timing Levels Output Load 20-35ns 70-100ns
(Note: For tEHQZ, tGHQZ and tWLQZ, CL = 5pF)
VSS to 3.0V 5ns 1.5V 1TTL = 30pF 1TTL, CL = 100pF
DC ELECTRICAL CHARACTERISTICS
Parameter Operating Power Supply Current Standby (TTL) Power Supply Current Full Standby Power Supply Current (CMOS) Input Leakage Current Output Leakage Current Output High Voltage Output Low Voltage
*Typical: TA = 25C, VCC = 5.0V
Sym ICC1 ICC2 ICC3
Conditions W#, E# = VIL, II/O = 0mA, Min Cycle E# VIH, VIN VIL VIN VIH E# VCC-0.2V VIN VCC-0.2V or VIN 0.2V VIN = 0V to VCC V I/O = 0V to VCC IOH = -1.0mA (70), or -4.0 (35) IOL = 2.1mA (70), or 8.0mA (35) DIP SIP C LP
Min 35 340 - - - - - - 2.4 - 50 - 5 - - - - -
Typ* 55 70 10 - 2 40 - - - - - - - - 20-25 570 85 - 40 - 10 10 - 0.4
Max 35 390 85 - 40 - 10 10 - 0.4 55-100 130 55 65 5 400 10 10 - 0.4
Units mA mA mA A A A V V
ILI ILO VOH VOL
TRUTH TABLE
G# X H L X E# H L L L W# X H H L Mode Standby Output Deselect Read Write Output HIGH Z HIGH Z DOUT DIN Power ICC2/ICC3 ICC1 ICC1 ICC1 Parameter Address Lines Data Lines Chip Enable Line
(f=1.0MHz, VIN=VCC or VSS) Sym CI CD/Q CC CW Max 30 43 10 32 Unit pF pF pF pF
CAPACITANCE
Write and Output Enable Lines
These parameters are sampled, not 100% tested.
White Electronic Designs Corp. reserves the right to change products or specifications without notice. July 2002 Rev. 13A 3 White Electronic Designs Corporation * (602) 437-1520 * www.wedc.com
White Electronic Designs
AC CHARACTERISTICS READ CYCLE
Parameter Read Cycle Time Address Access Time Chip Enable Access Time Chip Enable to Output in Low Z (1) Chip Disable to Output in High Z (1) Output Hold from Address Change Output Enable to Output Valid Output Enable to Output in Low Z (1) Output Disable to Output in High Z (1)
Note: Parameter guaranteed, but not tested.
EDI8F8512C
Symbol JEDEC Alt. tAVAV tRC tAVQV tELQV tELQX tEHQZ tAVQX tGLQV tGLQX tGHQZ tAA tACS tCLZ tCHZ tOH tOE tOLZ tOHZ
Min. 20
20ns
Max. 20 20
Min. 25
25ns
Max. 25 25
Min. 35
35ns
Max. 35 35
Units ns ns ns ns ns ns ns ns ns
3 10 3 13 0 8
3 12 3 15 0 10
3 15 3 20 0 12
FIG. 3 READ CYCLE 1 - W# HIGH, G#, E# LOW
tAVAV
A
ADDRESS 1
ADDRESS 2
tAVQV
tAVQX
DATA 1
Q
8F8512C Rd Cyc1
DATA 2
FIG. 4 READ CYCLE 2 - W# HIGH
tAVAV
A
tAVQV
E# tELQV tELQX G#
tEHQZ
tGLQV tGLQX
Q
8F8512C Rd Cyc2
tGHQZ
White Electronic Designs Corp. reserves the right to change products or specifications without notice. July 2002 Rev. 13A 4 White Electronic Designs Corporation * (602) 437-1520 * www.wedc.com
White Electronic Designs
AC CHARACTERISTICS READ CYCLE
Parameter Read Cycle Time Address Access Time Chip Enable Access Time Chip Enable to Output in Low Z (1) Chip Disable to Output in High Z (1) Output Hold from Address Change Output Enable to Output Valid Output Enable to Output in Low Z (1) Output Disable to Output in High Z (1)
Note 1: Parameter guaranteed, but not tested.
EDI8F8512C
Symbol JEDEC Alt. tAVAV tRC tAVQV tELQV tELQX tEHQZ tAVQX tGLQV tGLQX tGHQZ tAA tACS tCLZ tCHZ tOH tOE tOLZ tOHZ
55ns Min Max 55 55 55 5 30 3 40 0 30
70ns Min Max 70 70 70 5 30 3 40 0 30
85ns Min Max 85 85 85 5 35 3 45 0 35
100ns Min Max 100 100 100 5 40 3 50 0 40
Units ns ns ns ns ns ns ns ns ns
AC CHARACTERISTICS WRITE CYCLE
Write Cycle Parameter Write Cycle Time Chip Enable to End of Write Address Setup Time Address Valid to End of Write Write Pulse Width Write Recovery Time Data Hold Time Write to Output in High Z (1) Data to Write Time Output Active from End of Write (1)
Note 1: Parameter guaranteed, but not tested.
Symbol JEDEC tAVAV tELWH tELEH tAVWL tAVEL tAVWH tAVEH tWLWH tWLEH tWHAX tEHAX tWHDX tEHDX tWLQZ tDVWH tDVEH tWHQX Alt. tWC tCW tCW tAS tAS tAW tAW tWP tWP tWR
TWR
20ns Min 20 15 15 0 0 15 15 15 15 0 0 3 3 0 12 12 3 10 Max Min 25 20 20 0 0 20 20 20 20 0 0 3 3 0 15 15 3
25ns Max Min 35 30 30 0 0 30 30 25 25 0 0 3 3 12 0 20 20 3
35ns Max Units ns ns ns ns ns ns ns ns ns ns ns ns ns 15 ns ns ns ns
tDH tDH tWHZ tDW tDW tWLZ
White Electronic Designs Corp. reserves the right to change products or specifications without notice. July 2002 Rev. 13A 5 White Electronic Designs Corporation * (602) 437-1520 * www.wedc.com
White Electronic Designs
AC CHARACTERISTICS WRITE CYCLE
Symbol Parameter Write Cycle Time Chip Enable to End of Write Address Setup Time Address Valid to End of Write Write Pulse Width Write Recovery Time Data Hold Time Write to Output in High Z (1) Data to Write Time Output Active from End of Write (1)
Note 1: Parameter guaranteed, but not tested.
EDI8F8512C
55ns Min 55 50 50 0 0 50 50 50 50 0 0 0 0 0 30 30 5 30 Max Min 70 65 65 0 0 65 65 65 65 0 0 0 0 0 30 30 5
70ns Max Min 85 70 70 0 0 70 70 70 70 0 0 0 0 30 0 35 35 3
85ns Max 100 80 80 0 0 80 80 80 80 0 0 0 0 35 0 40 40 5
100ns Min Max Units ns ns ns ns ns ns ns ns ns ns ns ns ns 40 ns ns ns ns
JEDEC tAVAV tELWH tELEH tAVWL tAVEL tAVWH tAVEH tWLWH tWLEH tWHAX tEHAX tWHDX tEHDX tWLQZ tDVWH tDVEH tWHQX
Alt. tWC tCW tCW tAS tAS tAW tAW tWP tWP tWR tWR tDH tDH tWHZ tDW tDW tWLZ
FIG. 7 WRITE CYCLE 1 - W# CONTROLLED
tAVAV
A E#
tELWH
tAVWH
tWHAX
tWLWH
W#
tAVWL
tDVWH
tWHDX
tWHQX
D
tWLQZ
DATA VALID
Q
8F8512C Write Cyc1
HIGH Z
White Electronic Designs Corp. reserves the right to change products or specifications without notice. July 2002 Rev. 13A 6 White Electronic Designs Corporation * (602) 437-1520 * www.wedc.com
White Electronic Designs
FIG. 8 WRITE CYCLE 2 - E# CONTROLLED
EDI8F8512C
tAVAV
A
tAVEL
E#
tAVEH
tWLEH
tELEH
tEHAX
W#
tDVEH
D
tEHDX
DATA VALID
Q
8F8512C Write Cyc2
HIGH Z
White Electronic Designs Corp. reserves the right to change products or specifications without notice. July 2002 Rev. 13A 7 White Electronic Designs Corporation * (602) 437-1520 * www.wedc.com
White Electronic Designs
DATA RETENTION CHARACTERISTICS
Characteristic Data Retention Voltage Data Retention Quiescent Current Chip Disable to Data Retention Time (1) Operation Recovery Time (1)
*Read Cycle Time Note: Parameter guaranteed, but not tested.
EDI8F8512C
LP 70-100ns Only
Typ - 10 20 - - - 125 200 - - Max 70C 85C - 185 250 - - V A A ns ns Unit
Sym VCC ICCDR tCDR tR
Test Conditions VCC = 0.2V E# VCC -0.2V VIN VCC -0.2V or VIN 0.2V
VCC
Min 2
2V 3V
- - 0 tAVAV*
FIG. 9 DATA RETENTION E# CONTROLLED
DATA RETENTION MODE
VCC
tCDR
4.5V
VCC
4.5V
tR
E# VCC-0.2V
E#
8F8512C Data Retent.
ORDERING INFORMATION
Standard Power EDI8F8512C20M6C EDI8F8512C25M6C EDI8F8512C35M6C EDI8F8512C70BSC EDI8F8512C85BSC EDI8F8512C100BSC EDI8F8512C55B6C EDI8F8512C70B6C EDI8F8512C85B6C EDI8F8512C100B6C Speed (ns) 20 25 35 70 85 100 55 70 85 100 Package No. 183 183 183 63 63 63 91 91 91 91 Low Power with Data Retention EDI8F8512LP70BSC EDI8F8512LP85BSC EDI8F8512LP100BSC EDI8F8512LP70B6C EDI8F8512LP85B6C EDI8F8512LP100B6C Speed (ns) 70 85 100 70 85 100 Package Leads 63 63 63 91 91 91
Note: To order an Industrial grade product substitute the letter C in the Suffix with the letter I, e.g., EDI8F8512C70B6C becomes EDI8F8512C70B6I.
White Electronic Designs Corp. reserves the right to change products or specifications without notice. July 2002 Rev. 13A 8 White Electronic Designs Corporation * (602) 437-1520 * www.wedc.com
White Electronic Designs
PACKAGE DESCRIPTIONS
PACKAGE NO. 63: 36 PIN SINGLE-IN-LINE PACKAGE
4.040 Max.
EDI8F8512C
0.150 Max
0.125 Min
0.575 0.565
0.020 0.016
0.100
35 x 0.100 = 3.500
8F8512C Pkg1
PACKAGE NO. 91: 32 PIN DUAL-IN-LINE PACKAGE
1.665 MAX. NOTE 2
U5
R1
R2
U1
U2
.640 MAX.
.085 .065
.100 TYP. 15 x .100 1.500 REF.
.248 MAX. .175 .125 .025 .015
8F8512C Pkg 2
.620 .590
PACKAGE NO. 183: 32 PIN DUAL-IN-LINE PACKAGE
1.715 MAX.
.640 MAX. 1
.010 .005
T NO
July 2002 Rev. 13A
C RE
M OM
E
ND
F ED
O
E RN
.175 .125
W
DE
IGN S
S
.355 MAX.
15 x .100 1.500 REF.
.620 .590
8F8512C Pkg3
ALL DIMENSIONS ARE IN INCHES
9 White Electronic Designs Corporation * (602) 437-1520 * www.wedc.com
White Electronic Designs Corp. reserves the right to change products or specifications without notice.


▲Up To Search▲   

 
Price & Availability of EDI8F8512C55B6C

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X